( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Lazy transition systems and asynchronous circuit synthesis withrelative timing assumptions.

, , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (2): 109-130 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Maria Alexopoulou

Ethnic Foreign Policy und Identitätsbildung: die Griechisch-Amerikaner (1964 - 1978). FU Berlin, (2007)

Michael Alex

Alex Mueller

Alex Niemoeller

Alex Berg

 

Другие публикации лиц с тем же именем

Design of Asynchronous Controllers with Delay Insensitive Interface., , , , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 85-A (12): 2577-2585 (2002)Analysis of Petri Nets by Ordering Relations in Reduced Unfoldings., , , и . Formal Methods Syst. Des., 12 (1): 5-38 (1998)Quasi-static Scheduling for Concurrent Architectures., , , , и . Fundam. Informaticae, 62 (2): 171-196 (2004)A region-based theory for state assignment in speed-independent circuits., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (8): 793-812 (1997)Coupling Asynchrony and Interrupts: Place Chart Nets., , , , , и . ICATPN, том 1248 из Lecture Notes in Computer Science, стр. 328-347. Springer, (1997)Incremental high-level synthesis., , , , , , и . ASP-DAC, стр. 701-706. IEEE, (2010)Checking signal transition graph implementability by symbolic BDD traversal., , , , , и . ED&TC, стр. 325-332. IEEE Computer Society, (1995)Realistic performance-constrained pipelining in high-level synthesis., , , и . DATE, стр. 1382-1387. IEEE, (2011)Exploiting area/delay tradeoffs in high-level synthesis., , , и . DATE, стр. 1024-1029. IEEE, (2012)Technology Mapping for Speed-Independent Circuits: Decomposition and Resynthesis., , , , и . ASYNC, стр. 240-253. IEEE Computer Society, (1997)