Author of the publication

Lazy transition systems and asynchronous circuit synthesis withrelative timing assumptions.

, , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (2): 109-130 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design of Asynchronous Controllers with Delay Insensitive Interface., , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 85-A (12): 2577-2585 (2002)Design of a pseudo-log image transform hardware accelerator in a high-level synthesis-based memory management framework., , , and . J. Electronic Imaging, 23 (5): 053012 (2014)Software Development for High-Performance, Reconfigurable, Embedded Multimedia Systems., , and . IEEE Des. Test Comput., 22 (1): 28-38 (2005)Quasi-static Scheduling for Concurrent Architectures., , , , and . Fundam. Informaticae, 62 (2): 171-196 (2004)A region-based theory for state assignment in speed-independent circuits., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (8): 793-812 (1997)Coupling Asynchrony and Interrupts: Place Chart Nets., , , , , and . ICATPN, volume 1248 of Lecture Notes in Computer Science, page 328-347. Springer, (1997)Modeling and Designing Heterogeneous Systems., , , , , and . Concurrency and Hardware Design, volume 2549 of Lecture Notes in Computer Science, page 228-273. Springer, (2002)Incremental high-level synthesis., , , , , , and . ASP-DAC, page 701-706. IEEE, (2010)Wireless Sensor Networks., and . Handbook of Hardware/Software Codesign, (2017)Testing redundant asynchronous circuits by variable phase splitting., , and . EURO-DAC, page 328-333. IEEE Computer Society, (1994)