Author of the publication

14.8 A 0.009mm2 2.06mW 32-to-2000MHz 2nd-order ΔΣ analogous bang-bang digital PLL with feed-forward delay-locked and phase-locked operations in 14nm FinFET technology.

, , , , , and . ISSCC, page 1-3. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Evaluation of Scheduling Methods in the Network of Workstations with Heterogeneous Computation Power., and . PDPTA, page 2629-2635. CSREA Press, (1999)A diagnosis framework for identifying the current knowledge sharing activity status in a community of practice., , and . Expert Syst. Appl., 39 (18): 13093-13107 (2012)A 0.63ps, 12b, synchronous cyclic TDC using a time adder for on-chip jitter measurement of a SoC in 28nm CMOS technology., , and . VLSIC, page 1-2. IEEE, (2014)SQL extension for exploring multiple tables., and . CIKM, page 1331-1332. ACM, (2008)Low Complexity Joint User and Mode Selection Algorithm for Multiuser MIMO Downlink Systems., , and . GLOBECOM, page 1-5. IEEE, (2010)Bitrate control using a heuristic spatial resolution adjustment for a real-time H.264/AVC encoder., , and . EURASIP J. Adv. Signal Process., (2012)Eclipse II: a new parallel mechanism enabling continuous 360-degree spinning plus three-axis translational motions., , , , , and . IEEE Trans. Robotics Autom., 18 (3): 367-373 (2002)High Efficient Address Driver With Fast Mode Change in a Plasma Display Panel., and . IEEE Trans. Ind. Electron., 61 (6): 2735-2742 (2014)Open-Source Synthesizable Analog Blocks for High-Speed Link Designs: 20-GS/s 5b ENOB Analog-to-Digital Converter and 5-GHz Phase Interpolator., , , , and . CoRR, (2020)SINR Balancing Techniques in Coordinated Multi-Cell Downlink Systems., , , and . IEEE Trans. Wirel. Commun., 12 (2): 626-635 (2013)