( en | de | ru )

 

Disambiguation of "Saluja, Kewal K."

Author of the publication

copydeleteadd this publication to your clipboard
Easily Testable Two-Dimensional Cellular Logic Arrays.

, and . IEEE Trans. Computers, 23 (11): 1204-1207 (1974)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Heinz Kewald

Kewal Krishen Mehta

Aman K K Bhasin

K Kusterer

K Schaber

 

Other publications of authors with the same name

Optimal Test Scheduling Formulation under Power Constraints with Dynamic Voltage and Frequency Scaling., and . J. Electron. Test., 30 (5): 569-580 (2014)A Data Compression Technique for Built-In Self-Test., , and . IEEE Trans. Computers, 37 (9): 1151-1156 (1988)Correction: IEEE Transactions on Computers 38(2): 320 (1989).Modeling Detection Latency with Collaborative Mobile Sensing Architecture., , and . IEEE Trans. Computers, 58 (5): 692-705 (2009)Hypergraph Coloring and Reconfigured RAM Testing., and . IEEE Trans. Computers, 43 (6): 725-736 (1994)Theory, Analysis and Implementation of an On-Line BIST Technique., and . VLSI Design, 1 (1): 9-22 (1993)Easily Testable Two-Dimensional Cellular Logic Arrays., and . IEEE Trans. Computers, 23 (11): 1204-1207 (1974)An Algorithm to Test Rams for Physical Neighborhood Pattern Sensitive Faults., and . ITC, page 675-684. IEEE Computer Society, (1991)Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing., , , , , and . DAC, page 527-532. IEEE, (2007)Privacy Assurances in Multiple Data-Aggregation Transactions., , and . ICISC, volume 8565 of Lecture Notes in Computer Science, page 3-19. Springer, (2013)An Algorithm for Diagnosing Transistor Shorts Using Gate-level Simulation., , , , and . IPSJ Trans. Syst. LSI Des. Methodol., (2009)