From post

Design of True Random Number Generator Based on Multi-Ring Convergence Oscillator Using Short Pulse Enhanced Randomness.

, , , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (12): 5074-5085 (декабря 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults., , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2938-2951 (2020)A novel in-field TSV repair method for latent faults., , , и . IEICE Electron. Express, 15 (23): 20180873 (2018)Chip test pattern reordering method using adaptive test to reduce cost for testing of ICs., , , , и . IEICE Electron. Express, 18 (2): 20200420 (2021)A Novel Built-In Self-Repair Scheme for 3D Memory., , , , и . IEEE Access, (2019)Design of True Random Number Generator Based on Multi-Stage Feedback Ring Oscillator., , , , , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 69 (3): 1752-1756 (2022)Design of True Random Number Generator Based on Multi-Ring Convergence Oscillator Using Short Pulse Enhanced Randomness., , , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (12): 5074-5085 (декабря 2023)Fortune: A New Fault-Tolerance TSV Configuration in Router-Based Redundancy Structure., , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (10): 3182-3187 (2022)Design of Radiation Hardened Latch and Flip-Flop with Cost-Effectiveness for Low-Orbit Aerospace Applications., , , , , , и . J. Electron. Test., 37 (4): 489-502 (2021)SCLCRL: Shuttling C-elements based Low-Cost and Robust Latch Design Protected against Triple Node Upsets in Harsh Radiation Environments., , , , , , , , и . DATE, стр. 1257-1262. IEEE, (2022)A Pulse Shrinking-Based Test Solution for Prebond Through Silicon via in 3-D ICs., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (4): 755-766 (2019)