( en | de | ru )

 

Disambiguation of "Chattopadhyay, Santanu"

Author of the publication

copydeleteadd this publication to your clipboard
Customizing completely specified pattern set targeting dynamic and leakage power reduction during testing.

, , and . Integr., 45 (2): 211-221 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anupam Chattopadhyay

Santanu Sarma

Santanu Mukherjee

Dhrupadi Chattopadhyay

Santanu Pal

 

Other publications of authors with the same name

A hardware based low temperature solution for VLSI testing using decompressor side masking., , , and . ISCAS, page 637-640. IEEE, (2015)Low power finite state machine synthesis using power-gating., , and . Integr., 44 (3): 175-184 (2011)Efficient Key-Gate Placement and Dynamic Scan Obfuscation Towards Robust Logic Encryption., , and . IEEE Trans. Emerg. Top. Comput., 9 (4): 2109-2124 (2021)An ATE assisted DFD technique for volume diagnosis of scan chains., , , and . DAC, page 31:1-31:6. ACM, (2013)Improving Security of Logic Encryption in Presence of Design-for-Testability Infrastructure., , and . ISCAS, page 1-5. IEEE, (2019)Runtime Mitigation of Packet Drop Attacks in Fault-tolerant Networks-on-Chip., , , and . CoRR, (2019)Application Mapping Onto Mesh-of-Tree Based Network-on-Chip Using Discrete Particle Swarm Optimization., , and . ISED, page 172-176. IEEE, (2012)A Deep Neural Network Augmented Approach for Fixed Polarity AND-XOR Network Synthesis., , , , , and . TENCON, page 2189-2193. IEEE, (2019)Confidence Based Power Aware Testing., , , and . ISED, page 62-66. IEEE, (2012)An ILP-based floorplan-aware path synthesis technique for Application-Specific NoC design., and . RAIT, page 543-548. IEEE, (2016)