Author of the publication

Error control scheme for malicious and natural faults in cryptographic modules.

, , , and . J. Cryptogr. Eng., 10 (4): 321-336 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Toward Error-Correcting Architectures for Cryptographic Circuits Based on Rabii-Keren Codes., , , and . IEEE Embed. Syst. Lett., 11 (4): 115-118 (2019)On the Reliability of the Ring Oscillator Physically Unclonable Functions., , , and . IVSW, page 25-30. IEEE, (2019)A Method to Utilize Mismatch Size to Produce an Additional Stable Bit in a Tilting SRAM-Based PUF., , , , and . IEEE Access, (2020)Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (10): 2180-2184 (2018)Low-Cost Pseudoasynchronous Circuit Design Style With Reduced Exploitable Side Information., , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (1): 82-95 (2018)Compact Protection Codes for protecting memory from malicious data and address manipulations., , , , , , and . ETS, page 1-6. IEEE, (2021)Silicon Proven 1.8 µm × 9.2 µm 65-nm Digital Bit Generator for Hardware Security Applications., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (10): 1713-1717 (2019)Amalgamated q-ary codes for multi-level flash memories., and . DFT, page 98-103. IEEE Computer Society, (2012)On resilience of security-oriented error detecting architectures against power attacks: a theoretical analysis., and . CF, page 229-237. ACM, (2021)Utilization of Process and Supply Voltage Random Variations for Random Bit Generation., , , , , and . APCCAS, page 317-320. IEEE, (2018)