Author of the publication

pin 8Gb LPDDR4X SDRAM with power-isolated LVSTL and split-die architecture with 2-die ZQ calibration scheme.

C. Lee, Y. Eom, J. Park, J. Lee, H. Kim, K. Kim, Y. Choi, H. Chang, J. Kim, J. Bang, S. Shin, H. Park, S. Park, Y. Choi, H. Lee, K. Jeon, J. Lee, H. Ahn, K. Kim, J. Kim, S. Chang, H. Hwang, D. Kim, Y. Yoon, S. Hyun, J. Park, Y. Song, Y. Park, H. Kwon, S. Bae, T. Oh, I. Song, Y. Bae, J. Choi, K. Park, S. Jang, and G. Jin. ISSCC, page 390-391. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jin Park

Jung Hee Park

Jong-Hee Park

Jin-Hee Ryu

Jin-Hee Cho

Other publications of authors with the same name

Analysis of steady state visual evoked potentials based on viewing distance changes for brain-machine interface speller.N. Kwak, D. Won, K. Kim, H. Park, and S. Lee. SMC, page 1502-1505. IEEE, (2016)A 60-Gb/s/pin single-ended PAM-4 transmitter with timing skew training and low power data encoding in mimicked 10nm class DRAM process.J. Kim, J. Park, J. Byun, C. Seol, C. Yoon, E. Shin, H. Cho, Y. Um, S. Lee, H. Jin and 18 other author(s). CICC, page 1-2. IEEE, (2022)23.2 A 5Gb/s/pin 8Gb LPDDR4X SDRAM with power-isolated LVSTL and split-die architecture with 2-die ZQ calibration scheme.C. Lee, Y. Eom, J. Park, J. Lee, H. Kim, K. Kim, Y. Choi, H. Chang, J. Kim, J. Bang and 27 other author(s). ISSCC, page 390-391. IEEE, (2017)An Improved General Fuzzy Min-Max Neural Network for Pattern Classification.J. Lee, J. Park, and H. Kim. ICIC (3), volume 2 of Communications in Computer and Information Science, page 949-956. Springer, (2007)Quality and readability of online information on hand osteoarthritis.S. Hong, J. Kang, J. Park, H. Park, and E. Kim. Health Informatics J., 29 (1): 146045822311692 (January 2023)Towards a smart TV control system based on steady-state visual evoked potential.H. Park, K. Kim, and S. Lee. BCI, page 1-2. IEEE, (2015)A pragmatic approach to modeling common cause failures in multi-unit PSA for nuclear power plant sites with a large number of units.D. Kim, J. Park, and H. Lim. Reliab. Eng. Syst. Saf., (2020)Computational Study on the Thermal Effects of Implantable Magnetic Stimulation Based on Planar Coils.H. Park, J. Seol, J. Ku, and S. Kim. IEEE Trans. Biomed. Eng., 63 (1): 158-167 (2016)A 24Gb/s/pin PAM-4 Built Out Tester chip enabling PAM-4 chips test with NRZ interface ATE.H. Jin, J. Byun, H. Cho, H. Yoon, J. Park, K. Kim, Y. Choi, J. Choi, H. Ko, and S. Lee. A-SSCC, page 1-3. IEEE, (2021)Fault tree conditioning methods to trace system configuration changes for the application to low-power/shutdown PSA.H. Lim, J. Park, S. Han, and S. Jang. Reliab. Eng. Syst. Saf., 94 (10): 1666-1675 (2009)

BibSonomy

Disambiguation of "Park, Jin-Hee"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

23.2 A 5Gb/s/pin 8Gb LPDDR4X SDRAM with power-isolated LVSTL and split-die architecture with 2-die ZQ calibration scheme.

Please choose a person to relate this publication to

Jin Park

Jung Hee Park

Jong-Hee Park

Jin-Hee Ryu

Jin-Hee Cho

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Park, Jin-Hee"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML 23.2 A 5Gb/s/pin 8Gb LPDDR4X SDRAM with power-isolated LVSTL and split-die architecture with 2-die ZQ calibration scheme.

Please choose a person to relate this publication to

Jin Park

Jung Hee Park

Jong-Hee Park

Jin-Hee Ryu

Jin-Hee Cho

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

23.2 A 5Gb/s/pin 8Gb LPDDR4X SDRAM with power-isolated LVSTL and split-die architecture with 2-die ZQ calibration scheme.