Author of the publication

Charge Sharing Fault Analysis and Testing for CMOS Domino Logic Circuits.

, , , and . LATW, page 59-64. IEEE, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design of Subthreshold SRAMs for Energy-Efficient Quality-Scalable Video Applications., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 1 (2): 183-192 (2011)Embedding Repeaters in Silicon IPs for Cross-IP Interconnections., , , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (3): 597-601 (2013)An All-Digital Delay-Locked Loop Using an In-Time Phase Maintenance Scheme for Low-Jitter Gigahertz Operations., and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (2): 395-404 (2015)High-Speed and Low-Power Design Techniques for TCAM Macros., , and . IEEE J. Solid State Circuits, 43 (2): 530-540 (2008)A 160K Gates/4.5 KB SRAM H.264 Video Decoder for HDTV Applications., , , , , , , and . IEEE J. Solid State Circuits, 42 (1): 170-182 (2007)Charge-sharing alleviation and detection for CMOS domino circuits., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (2): 266-280 (2001)A 55nm 1GHz one-cycle-locking de-skewing circuit., , , , and . ISCAS, page 1755-1758. IEEE, (2010)An improved SAR controller for DLL applications., , , and . ISCAS, IEEE, (2006)An efficient direct 2-D transform coding IP design for MPEG-4 AVC/H.264., , and . ISCAS (5), page 4517-4520. IEEE, (2005)A high-speed CMOS incrementer/decrementer., , and . ISCAS (4), page 88-91. IEEE, (2001)