Bitte melden Sie sich an um selbst Rezensionen oder Kommentare zu erstellen.
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -
%0 Conference Paper
%1 conf/fpt/Parandeh-AfsharCABLI09
%A Parandeh-Afshar, Hadi
%A Cevrero, Alessandro
%A Athanasopoulos, Panagiotis
%A Brisk, Philip
%A Leblebici, Yusuf
%A Ienne, Paolo
%B FPT
%D 2009
%E Bergmann, Neil W.
%E Diessel, Oliver
%E Shannon, Lesley
%I IEEE Computer Society
%K dblp
%P 70-77
%T A flexible DSP block to enhance FPGA arithmetic performance.
%U http://dblp.uni-trier.de/db/conf/fpt/fpt2009.html#Parandeh-AfsharCABLI09
%@ 978-1-4244-4377-2
@inproceedings{conf/fpt/Parandeh-AfsharCABLI09,
added-at = {2017-05-24T00:00:00.000+0200},
author = {Parandeh-Afshar, Hadi and Cevrero, Alessandro and Athanasopoulos, Panagiotis and Brisk, Philip and Leblebici, Yusuf and Ienne, Paolo},
biburl = {https://www.bibsonomy.org/bibtex/2395014d1586677c3bef8d2c1c21bdfbd/dblp},
booktitle = {FPT},
crossref = {conf/fpt/2009},
editor = {Bergmann, Neil W. and Diessel, Oliver and Shannon, Lesley},
ee = {https://doi.org/10.1109/FPT.2009.5377638},
interhash = {3b99029ede68ff19671fb07becacd047},
intrahash = {395014d1586677c3bef8d2c1c21bdfbd},
isbn = {978-1-4244-4377-2},
keywords = {dblp},
pages = {70-77},
publisher = {IEEE Computer Society},
timestamp = {2019-10-17T23:10:06.000+0200},
title = {A flexible DSP block to enhance FPGA arithmetic performance.},
url = {http://dblp.uni-trier.de/db/conf/fpt/fpt2009.html#Parandeh-AfsharCABLI09},
year = 2009
}