( en | de | ru )

 

Disambiguation of "Akkary, Haitham"

Author of the publication

copydeleteadd this publication to your clipboard
Scalable Load and Store Processing in Latency-Tolerant Processors.

, , , , and . IEEE Micro, 26 (1): 30-39 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Haitham Rashidy

Haitham Abdelaal

Haitham Mutlak

Haitham Salem

Haitham Rashwan

 

Other publications of authors with the same name

Optimized Distribution of an Accelerated Convolutional Neural Network across Multiple FPGAs., , , , , and . FCCM, page 235. IEEE, (2020)Scalable Load and Store Processing in Latency-Tolerant Processors., , , , and . IEEE Micro, 26 (1): 30-39 (2006)Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors., , and . MICRO, page 423-. IEEE Computer Society, (2003)Virtual Register Renaming., , and . ARCS, volume 7767 of Lecture Notes in Computer Science, page 86-97. Springer, (2013)Minimalist Design for Accelerating Convolutional Neural Networks for Low-End FPGA Platforms., , , , , , and . FCCM, page 196. IEEE Computer Society, (2017)A Mediation Layer for Connecting Data-Intensive Applications to Reconfigurable Data Nodes., , , , , , , , , and . ICCCN, page 1-9. IEEE, (2013)Recycling waste: exploiting wrong-path execution to improve branch prediction., , and . ICS, page 12-21. ACM, (2003)Tuning the continual flow pipeline architecture., and . ICS, page 243-252. ACM, (2013)Issues in Trustworthy Software Systems., and . TrustCom/BigDataSE/ISPA (1), page 1142-1147. IEEE, (2015)X86-ARM binary hardware interpreter., , and . ICECS, page 145-148. IEEE, (2011)