Author of the publication

A 247 µW 800 Mb/s/pin DLL-Based Data Self-Aligner for Through Silicon via (TSV) Interface.

, , , and . IEEE J. Solid State Circuits, 48 (3): 711-723 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 32 Gb/s Rx only equalization transceiver with 1-tap speculative FIR and 2-tap direct IIR DFE., , , and . VLSI Circuits, page 1-2. IEEE, (2016)A 7.5Gb/s referenceless transceiver for UHDTV with adaptive equalization and bandwidth scanning technique in 0.13µm CMOS process., , , , and . ASP-DAC, page 89-90. IEEE, (2013)A 1-V 10-Gb/s/pin Single-Ended Transceiver With Controllable Active-Inductor-Based Driver and Adaptively Calibrated Cascaded-Equalizer for Post-LPDDR4 Interfaces., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (1): 331-342 (2018)A 2-Gb/s/ch Data-Dependent Swing-Limited On-Chip Signaling for Single-Ended Global I/O in SDRAM., , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (10): 1207-1211 (2017)A 7.5-Gb/s Referenceless Transceiver With Adaptive Equalization and Bandwidth-Shifting Technique for Ultrahigh-Definition Television in a 0.13- µm CMOS Process., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (11): 865-869 (2014)25.3 A 1.35V 5.0Gb/s/pin GDDR5M with 5.4mW standby power and an error-adaptive duty-cycle corrector., , , , , , , , , and 13 other author(s). ISSCC, page 434-435. IEEE, (2014)Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip., , , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (1): 173-177 (2013)High-Bandwidth Memory Interface, , and . Springer Briefs in Electrical and Computer Engineering Springer, (2014)Segmented Match-Line and Charge-Sharing Based Low-Cost TCAM., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (12): 5104-5108 (2022)A 0.88-pJ/bit 28Gb/s quad-rate 1-FIR 2-IIR decision feedback equalizer with 21dB loss compensation in 65nm CMOS process., and . IEICE Electron. Express, 18 (18): 20210253 (2021)