( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture.

, , , и . ASP-DAC, стр. 89-90. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Hariyama, Masanori
add a person with the name Hariyama, Masanori
 

Другие публикации лиц с тем же именем

Benchmarks for FPGA-Targeted High-Level-Synthesis., , и . CANDAR, стр. 232-238. IEEE, (2019)Non-Volatile Multi-Context FPGAs Using Hybrid Multiple-Valued/Binary Context Switching Signals., , , и . ERSA, стр. 309-310. CSREA Press, (2008)Hardware-oriented succinct-data-structure based on block-size-constrained compression., , и . SoCPaR, стр. 136-140. IEEE, (2015)Implementation of an FPGA-Oriented Complex Number Computation Library Using Intel OneAPI DPC++., , и . MWSCAS, стр. 1-4. IEEE, (2022)Low-Power Field-Programmable VLSI Processor Using Dynamic Circuits., , и . ISVLSI, стр. 243-248. IEEE Computer Society, (2004)Switch Block Architecture for Multi-Context FPGAs Using Hybrid Multiple-Valued/Binary Context Switching Signals., , и . ISMVL, стр. 17. IEEE Computer Society, (2006)Architecture of a multi-context FPGA using a hybrid multiple-valued/binary context switching signal., , и . IPDPS, IEEE, (2006)Efficient data transfer scheme using word-pair-encoding-based compression for large-scale text-data processing., , , и . APCCAS, стр. 639-642. IEEE, (2014)Genetic Approach to Minimizing Energy Consumption of VLSI Processors Using Multiple Supply Voltages., , и . IEEE Trans. Computers, 54 (6): 642-650 (2005)An Field-Programmable VLSI Based on Synchronous/Asynchronous Hybrid Architecture., , , и . ERSA, стр. 271-274. CSREA Press, (2010)