( en | de | ru )

 

Disambiguation of "Czajkowski, Tomasz S."

Author of the publication

copydeleteadd this publication to your clipboard
High-Level Design Tools for Floating Point FPGAs.

, , and . FPGA, page 9-12. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tomasz Czajkowski

Maciej Czajkowski

Michael Czajkowski

Tomasz Kupka

Ascheablagerungsprobleme bei der Mitverbrennung von alternativen Brennstoffen in Steinkohlekraftwerken. TU Clausthal-Zellerfeld, (2009)

Tomasz Wocjan

Dynamics of DNA in nucleosomes and plasmids studied by Brownian dynamics. Uni Heidelberg, (2009)
 

Other publications of authors with the same name

Silicon Verification using High-Level Design Tools (Abstract Only).. FPGA, page 272. ACM, (2015)LegUp: high-level synthesis for FPGA-based processor/accelerator systems., , , , , , , and . FPGA, page 33-36. ACM, (2011)Fast toggle rate computation for FPGA circuits., and . FPL, page 65-70. IEEE, (2008)Functionally linear decomposition and synthesis of logic circuits for FPGAs., and . DAC, page 18-23. ACM, (2008)Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits., and . DAC, page 324-329. IEEE, (2007)Impact of FPGA architecture on resource sharing in high-level synthesis., , , , , , and . FPGA, page 111-114. ACM, (2012)Harnessing the power of FPGAs using altera's OpenCL compiler., , and . FPGA, page 5-6. ACM, (2013)From opencl to high-performance hardware on FPGAS., , , , , , , , and . FPL, page 531-534. IEEE, (2012)Impact of Cache Architecture and Interface on Performance and Area of FPGA-Based Processor/Parallel-Accelerator Systems., , , , , and . FCCM, page 17-24. IEEE Computer Society, (2012)High-Level Design Tools for Floating Point FPGAs., , and . FPGA, page 9-12. ACM, (2015)