Author of the publication

A Hardware-Software Collaborated Method for Soft-Error Tolerant MPSoC.

, , , , , , , , and . ISVLSI, page 260-265. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip., , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (2): 292-305 (2013)RSON: An inter/intra-chip silicon photonic network for rack-scale computing systems., , , , , , , and . DATE, page 1369-1374. IEEE, (2018)A Hardware-Software Collaborated Method for Soft-Error Tolerant MPSoC., , , , , , , , and . ISVLSI, page 260-265. IEEE Computer Society, (2011)Systematic Exploration of High-Radix Integrated Silicon Photonic Switches for Datacenters., , , , , , and . ICCAD, page 1-8. ACM, (2019)Characterizing power delivery systems with on/off-chip voltage regulators for many-core processors., , , , , and . DATE, page 1-4. European Design and Automation Association, (2014)Improve Chip Pin Performance Using Optical Interconnects., , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (4): 1574-1587 (2016)Modular reinforcement learning for self-adaptive energy efficiency optimization in multicore system., , , , , , , , , and . ASP-DAC, page 684-689. IEEE, (2017)Scalable Low-Power High-Performance Rack-Scale Optical Network., , , , , , and . PHOTONICS@SC, page 1-6. IEEE, (2019)Floorplan Optimization of Fat-Tree-Based Networks-on-Chip for Chip Multiprocessors., , , , , , , and . IEEE Trans. Computers, 63 (6): 1446-1459 (2014)MOCA: an Inter/Intra-Chip Optical Network for Memory., , , , , , , , , and . DAC, page 86:1-86:6. ACM, (2017)