Author of the publication

A quick and inexpensive method to identify false critical paths using ATPG techniques: an experiment with a PowerPCTM microprocessor.

, , and . CICC, page 71-74. IEEE, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Striking a balance between SoC security and debug requirements., and . SoCC, page 368-373. IEEE, (2016)Modeling and verification of industrial flash memories., , , and . ISQED, page 705-712. IEEE, (2010)On application of data mining in functional debug., , , and . ICCAD, page 670-675. IEEE, (2014)A kernel-based approach for functional test program generation., , and . ITC, page 164-173. IEEE Computer Society, (2010)Directed Micro-architectural Test Generation for an Industrial Processor: A Case Study., , , and . MTV, page 33-36. IEEE Computer Society, (2006)An intelligent analysis of Iddq data for chip classification in very deep-submicron (VDSM) CMOS technology., , , , and . ASP-DAC, page 163-168. IEEE, (2012)Learning to Produce Direct Tests for Security Verification Using Constrained Process Discovery., , , and . DAC, page 34:1-34:6. ACM, (2017)Enhancing signal controllability in functional test-benches through automatic constraint extraction., , and . ITC, page 1-10. IEEE Computer Society, (2007)Speeding up bounded sequential equivalence checking with cross-timeframe state-pair constraints from data learning., , and . ITC, page 1-8. IEEE Computer Society, (2009)Full chip false timing path identification: applications to the PowerPCTM microprocessors., , , and . DATE, page 514-519. IEEE Computer Society, (2001)