Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim.

F. Farshchi, Q. Huang, and H. Yun. EMC2@HPCA/CVPR/ISCA, page 21-25. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Qijing Feng

Feiqing Huang

Haishi Huang

Zhida Huang

Ying Huang

Other publications of authors with the same name

AutoCkt: Deep Reinforcement Learning of Analog Circuit Designs.K. Settaluri, A. Haj-Ali, Q. Huang, K. Hakhamaneshi, and B. Nikolic. DATE, page 490-495. IEEE, (2020)HAO: Hardware-aware Neural Architecture Optimization for Efficient Inference.Z. Dong, Y. Gao, Q. Huang, J. Wawrzynek, H. So, and K. Keutzer. FCCM, page 50-59. IEEE, (2021)CoDeNet: Algorithm-hardware Co-design for Deformable Convolution.Z. Dong, D. Wang, Q. Huang, Y. Gao, Y. Cai, B. Wu, K. Keutzer, and J. Wawrzynek. CoRR, (2020)HAWQV3: Dyadic Neural Network Quantization.Z. Yao, Z. Dong, Z. Zheng, A. Gholami, J. Yu, E. Tan, L. Wang, Q. Huang, Y. Wang, M. Mahoney and 1 other author(s). CoRR, (2020)Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs.Y. Yang, Q. Huang, B. Wu, T. Zhang, L. Ma, G. Gambardella, M. Blott, L. Lavagno, K. Vissers, J. Wawrzynek and 1 other author(s). CoRR, (2018)Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim.F. Farshchi, Q. Huang, and H. Yun. EMC2@HPCA/CVPR/ISCA, page 21-25. IEEE, (2019)Co-design ofAlgorithms, Hardware, and Scheduling for Deep Learning ApplicationsQ. Huang. University of California, Berkeley, USA, (2021)CoSA: Scheduling by Constrained Optimization for Spatial Accelerators.Q. Huang, A. Kalaiah, M. Kang, J. Demmel, G. Dinh, J. Wawrzynek, T. Norell, and Y. Shao. ISCA, page 554-566. IEEE, (2021)FPGA Accelerated INDEL Realignment in the Cloud.L. Wu, D. Bruns-Smith, F. Nothaft, Q. Huang, S. Karandikar, J. Le, A. Lin, H. Mao, B. Sweeney, K. Asanovic and 2 other author(s). HPCA, page 277-290. IEEE, (2019)From software to accelerators with LegUp high-level synthesis.A. Canis, J. Choi, B. Fort, R. Lian, Q. Huang, N. Calagar, M. Gort, J. Qin, M. Aldham, T. Czajkowski and 2 other author(s). CASES, page 18:1-18:9. IEEE, (2013)

BibSonomy

Disambiguation of "Huang, Qijing"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim.

Please choose a person to relate this publication to

Qijing Feng

Feiqing Huang

Haishi Huang

Zhida Huang

Ying Huang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Huang, Qijing"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim.

Please choose a person to relate this publication to

Qijing Feng

Feiqing Huang

Haishi Huang

Zhida Huang

Ying Huang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim.