( en | de | ru )

 

Disambiguation of "Butzen, Paulo F."

Author of the publication

copydeleteadd this publication to your clipboard
Modeling and estimating leakage current in series-parallel CMOS networks.

, , , and . ACM Great Lakes Symposium on VLSI, page 269-274. ACM, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andrea Butzen

Milan Paulovic

Reiner Butzen

Reiner Butzen

Reiner Butzen

 

Other publications of authors with the same name

Evaluation of Digital Circuit Design by Combining Two - and Multi-Level Approximate Logic Synthesis., , , and . ISVLSI, page 1-6. IEEE, (2023)Reliability analysis of majority voters under permanent faults., , and . LATS, page 180. IEEE, (2016)Exploring BDDs to reduce test pattern set., , and . LATS, page 1-4. IEEE, (2017)Soft Error Sensibility Window at FinFET DICE SRAM., , , and . LASCAS, page 1-4. IEEE, (2021)A Novel SPICE Model of Memristive Devices with Threshold Current Based Control., and . SBCCI, page 1-6. IEEE, (2018)Simple and accurate method for fast static currentestimation in cmos complex gates with interaction ofleakage mechanisms., , , , , and . ACM Great Lakes Symposium on VLSI, page 407-410. ACM, (2008)Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization., , , , , , , , , and 31 other author(s). CoRR, (2020)Fault Tolerance Evaluation of Different Majority Voter Designs., , , , , and . ISCAS, page 185-189. IEEE, (2022)Benchmarking Open Access VLSI Partitioning Tools., , , and . LASCAS, page 1-4. IEEE, (2021)Automatic circuit generation for sequential logic debug., , and . ICECS, page 141-144. IEEE, (2015)