( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
High-level synthesis with LegUp: a crash course for users and researchers.

, , , и . FPGA, стр. 7-8. ACM, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Andreas Choi

Carmen Choi

Jinsub Choi

Bongkyung Choi

Youngmi Choi

 

Другие публикации лиц с тем же именем

LegUp: high-level synthesis for FPGA-based processor/accelerator systems., , , , , , , и . FPGA, стр. 33-36. ACM, (2011)The Effect of Compiler Optimizations on High-Level Synthesis for FPGAs., , , , , , и . FCCM, стр. 89-96. IEEE Computer Society, (2013)From software to accelerators with LegUp high-level synthesis., , , , , , , , , и 2 other автор(ы). CASES, стр. 18:1-18:9. IEEE, (2013)A unified software approach to specify pipeline and spatial parallelism in FPGA hardware., , , и . ASAP, стр. 75-82. IEEE Computer Society, (2016)From software threads to parallel hardware in high-level synthesis for FPGAs., , и . FPT, стр. 270-277. IEEE, (2013)Impact of FPGA architecture on resource sharing in high-level synthesis., , , , , , и . FPGA, стр. 111-114. ACM, (2012)High-level synthesis with LegUp: a crash course for users and researchers., , , и . FPGA, стр. 7-8. ACM, (2013)From C to Blokus Duo with LegUp high-level synthesis., , , , , , , , , и 2 other автор(ы). FPT, стр. 486-489. IEEE, (2013)Resource and memory management techniques for the high-level synthesis of software threads into parallel FPGA hardware., , и . FPT, стр. 152-159. IEEE, (2015)Impact of Cache Architecture and Interface on Performance and Area of FPGA-Based Processor/Parallel-Accelerator Systems., , , , , и . FCCM, стр. 17-24. IEEE Computer Society, (2012)