From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

20.1-mW 8-Gbps UWB-IR millimeter-wave transmitter using an OOK pulse modulator based on CMOS inverters., , , , и . ISCAS, стр. 2696-2699. IEEE, (2014)Session 7 overview: Optical transceivers and silicon photonics., и . ISSCC, стр. 114-115. IEEE, (2013)BiCMOS circuit technology for a 704 MHz ATM switch LSI., , , , , , , и . IEEE J. Solid State Circuits, 29 (5): 557-563 (мая 1994)Small and Low-Cost Dual-Rate Optical Triplexer for OLT Transceivers in 10G/1G Co-existing 10G-EPON Systems., , , , , , , , , и 1 other автор(ы). IEICE Trans. Electron., 96-C (7): 996-1002 (2013)25-Gb/s clock and data recovery IC using latch-load combined with CML buffer circuit for delay generation with 65-nm CMOS., , , , , , , , , и 2 other автор(ы). ISCAS, стр. 1-4. IEEE, (2017)A 25-Gb/s 480-mW CMOS modulator driver using area-efficient 3D inductor peaking., , , , , и . A-SSCC, стр. 1-4. IEEE, (2015)F3: Emerging technologies for wireline communication., , , , , , и . ISSCC, стр. 504-505. IEEE, (2013)A 10Gb/s burst-mode laser diode driver for burst-by-burst power saving., , , и . ISSCC, стр. 414-416. IEEE, (2012)A PVT Tolerant STM-16 Clock-and-Data Recovery LSI Using an On-Chip Loop-Gain Variation Compensation Architecture in 0.20-µm CMOS/SOI., , , и . IEICE Trans. Electron., 91-C (4): 655-661 (2008)A 10Gb/s burst-mode adaptive gain select limiting amplifier in 0.13µm CMOS., , , , , и . ISSCC, стр. 940-949. IEEE, (2006)