( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Multiplierless Design of Linear DSP Transforms.

, , , и . VLSI-SoC (Selected Papers), том 379 из IFIP Advances in Information and Communication Technology, стр. 73-93. Springer, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Milan Paulovic

Manuel António Paulo

Hartwig Paulo

Kurt Paulokat

Nicola Paulo

 

Другие публикации лиц с тем же именем

Optimized ASIP architecture for compressed BWT-indexed search in bioinformatics applications., , и . HPCS, стр. 527-534. IEEE, (2014)Exploration of tradeoffs in the design of integer cosine transforms for image compression., , , и . ECCTD, стр. 1-4. IEEE, (2013)An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications., , и . ICCAD, стр. 13-16. IEEE Computer Society, (2005)Efficient shift-adds design of digit-serial multiple constant multiplications., , , , и . ACM Great Lakes Symposium on VLSI, стр. 61-66. ACM, (2011)Optimization of gate-level area in high throughput Multiple Constant Multiplications., , , и . ECCTD, стр. 588-591. IEEE, (2011)Optimization of area under a delay constraint in digital filter synthesis using SAT-based integer linear programming., , , и . DAC, стр. 669-674. ACM, (2006)ASSUMEs: Heuristic Algorithms for Optimization of Area and Delay in Digital Filter Synthesis., , , и . ICECS, стр. 748-751. IEEE, (2006)Minimum number of operations under a general number representation for digital filter synthesis., , , и . ECCTD, стр. 252-255. IEEE, (2007)Assignment and Reordering of Incompletely Specified Pattern Sequences Targetting Minimum Power Dissipation., , , , и . VLSI Design, стр. 37-41. IEEE Computer Society, (1999)Optimization of design complexity in time-multiplexed constant multiplications., , и . DATE, стр. 1-4. European Design and Automation Association, (2014)