( en | de | ru )

 

Disambiguation of "Marques, Felipe S."

Author of the publication

copydeleteadd this publication to your clipboard
NSP kernel finder - A methodology to find and to build non-series-parallel transistor arrangements.

, , , , , and . SBCCI, page 1-6. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

António Marques

Ricardo Marques

Miguel Marques

Nicolas Marques

Euro Marques

 

Other publications of authors with the same name

Fast disjoint transistor networks from BDDs., , , , , and . SBCCI, page 137-142. ACM, (2006)Post-processing of supergate networks aiming cell layout optimization., , , , , , and . ISCAS, page 1-4. IEEE, (2017)Simulated Annealing Applied to LUT-Based FPGA Technology Mapping., , and . MICAI (Special Session), page 23-29. IEEE Computer Society, (2017)Testability Properties of BDDs., , , , and . SBCCI, page 83-88. IEEE Computer Society, (2002)Transistor Placement for Automatic Cell Synthesis through Boolean Satisfiability., , , , and . ISCAS, page 1-5. IEEE, (2020)A Novel Sizing Method Aiming Security Against Differential Power Analysis., , , , , and . ICECS, page 429-432. IEEE, (2018)A post-processing methodology to improve the automatic design of CMOS gates at layout-level., , , , , , and . ICECS, page 42-45. IEEE, (2017)NSP kernel finder - A methodology to find and to build non-series-parallel transistor arrangements., , , , , and . SBCCI, page 1-6. IEEE, (2012)Toward better layout design in ASTRAN CAD tool by using an efficient transistor folding., , , , and . MWSCAS, page 1-4. IEEE, (2016)Transistor-level optimization of CMOS complex gates., , , , , and . LASCAS, page 1-4. IEEE, (2013)