Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The conversion from similarity for mobile life-log to euclidean distance., , , , and . ICMLC, page 1087-1091. IEEE, (2013)Exploiting OS-Level Memory Offlining for DRAM Power Management., , and . IEEE Comput. Archit. Lett., 18 (2): 141-144 (2019)Bit-Parallel Vector Composability for Neural Acceleration., , , , and . DAC, page 1-6. IEEE, (2020)An 8.5-Gb/s/Pin 12-Gb LPDDR5 SDRAM With a Hybrid-Bank Architecture, Low Power, and Speed-Boosting Techniques., , , , , , , , , and 18 other author(s). IEEE J. Solid State Circuits, 56 (1): 212-224 (2021)Microarchitectural power modeling techniques for deep sub-micron microprocessors., , , , and . ISLPED, page 212-217. ACM, (2004)The microarchitecture of a low power register file., and . ISLPED, page 384-389. ACM, (2003)Memory scheduling towards high-throughput cooperative heterogeneous computing., , , and . PACT, page 331-342. ACM, (2014)Bit Serializing a Microprocessor for Ultra-low-power., , , and . ISLPED, page 200-205. ACM, (2016)Design of asynchronous 2-phase ternary encoding protocol using multiple-valued logic., , and . ISOCC, page 416-419. IEEE, (2011)Temporal codes in on-chip interconnects., , and . ISLPED, page 1-6. IEEE, (2017)