Author of the publication

Design of asynchronous 2-phase ternary encoding protocol using multiple-valued logic.

, , and . ISOCC, page 416-419. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

472MHz throughput asynchronous FIFO design on a Virtex-5 FPGA device., , , and . IEICE Electron. Express, 8 (9): 676-683 (2011)PCIe Bridge Hardware for Gen-Z Memory System., , , and . ICEIC, page 1-3. IEEE, (2021)Appropriate Synchronization Time Allocation for Distributed Heterogeneous Parallel Computing Systems., , and . KSII Trans. Internet Inf. Syst., 13 (11): 5446-5463 (2019)Verification of Interconnect RTL Code for Memory-Centric Computing using UVM., , and . ICEIC, page 1-4. IEEE, (2021)A Novel Mechanism for Delay-Insensitive Data Transfer Based on Current-Mode Multiple Valued Logic., and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 691-700. Springer, (2004)Design of a clockless MSP430 core using mixed asynchronous design flow., , , , and . IEICE Electron. Express, 14 (8): 20170162 (2017)Fine-grained power gating of datapath using FSM., , , and . NESEA, page 1-5. IEEE Computer Society, (2011)Design of asynchronous 2-phase ternary encoding protocol using multiple-valued logic., , and . ISOCC, page 416-419. IEEE, (2011)Performance Evaluation of Fabric-Attached Memory Pool for AI Applications., and . ICEIC, page 1-4. IEEE, (2021)Persistent Memory Object Storage and Indexing for Scientific Computing., , , , , and . MCHPC@SC, page 1-9. IEEE, (2020)