Author of the publication

Impacts of 3-D integration processes on device reliabilities in thinned DRAM chip for 3-D DRAM.

, , , , , and . IRPS, page 4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fabrication and Morphological Characterization of Nano-Scale Interconnects for 3D-Integration., , , , and . 3DIC, page 1-4. IEEE, (2019)Impact of Super-long-throw PVD on TSV Metallization and Die-to-Wafer 3D Integration Based on Via-last., , , , , , , , and . 3DIC, page 1-4. IEEE, (2023)Micro-Raman spectroscopy analysis and capacitance - time (C-t) measurement of thinned silicon substrates for 3D integration., , , , , , , , and . 3DIC, page 1-5. IEEE, (2009)Impacts of Deposition Temperature and Annealing Condition on Ozone-Ethylene Radical Generation-TEOS-CVD SiO2 for Low-Temperature TSV Liner Formation., , , , , , , and . 3DIC, page 1-4. IEEE, (2019)Improving the integrity of Ti barrier layer in Cu-TSVs through self-formed TiSix for via-last TSV technology., , , , , and . 3DIC, page 1-4. IEEE, (2016)3D memory chip stacking by multi-layer self-assembly technology., , , , , , , , and . 3DIC, page 1-4. IEEE, (2013)Evaluation of alignment accuracy on chip-to-wafer self-assembly and mechanism on the direct chip bonding at room temperature., , , , , , and . 3DIC, page 1-5. IEEE, (2010)Cu-Cu Direct Bonding Through Highly Oriented Cu Grains for 3D-LSI Applications., , , , , , , and . 3DIC, page 1-4. IEEE, (2021)Copper Electrode Surface Features and Cu-SiO2Hybrid Bonding., , , , , and . 3DIC, page 1-4. IEEE, (2023)High density Cu-TSVs and reliability issues., , , , and . 3DIC, page 1-4. IEEE, (2011)