Author of the publication

Write-enhanced and radiation-hardened SRAM for multi-node upset tolerance in space-radiation environments.

, , , , , , and . Int. J. Circuit Theory Appl., 51 (1): 398-409 (January 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Compact Equivalent Circuit Model of HVLDMOS and Application in HIVC Design., , , and . APCCAS, page 1465-1468. IEEE, (2006)Two-Direction In-Memory Computing Based on 10T SRAM With Horizontal and Vertical Decoupled Read Ports., , , , , , , and . IEEE J. Solid State Circuits, 56 (9): 2832-2844 (2021)Configurable Memory With a Multilevel Shared Structure Enabling In-Memory Computing., , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 30 (5): 566-578 (2022)Challenges and Solutions of the TFET Circuit Design., , , , , , , , , and . IEEE Trans. Circuits Syst., 67-I (12): 4918-4931 (2020)The Design of High Performance, Low Power Triple-Track Magnetic Sensor Chip., , , , and . Sensors, 13 (7): 8771-8785 (2013)Write-enhanced and radiation-hardened SRAM for multi-node upset tolerance in space-radiation environments., , , , , , and . Int. J. Circuit Theory Appl., 51 (1): 398-409 (January 2023)A dual-output hardening design of inverter chain for P-hit single-event transient pulse elimination., , , , , , , , , and . IEICE Electron. Express, 15 (15): 20180604 (2018)An inverter chain with parallel output nodes for eliminating single-event transient pulse., , , , , , , , and . IEICE Electron. Express, 16 (4): 20181118 (2019)A novel cascade control replica-bitline delay technique for reducing timing process-variation of SRAM sense amplifier., , , , , , and . IEICE Electron. Express, 12 (5): 20150102 (2015)