( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Multi-bit flip-flop usage impact on physical synthesis.

, , , , и . SBCCI, стр. 1-6. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Gilbert Reis

Ralf Reis

Jack Reis

Henning Reis

Helmut Reis

 

Другие публикации лиц с тем же именем

Monetary policy for inattentive economies, , и . Journal of Monetary Economics, 52 (4): 703--725 (мая 2005)Disagreement about Inflation Expectations, , и . NBER Macroeconomics Annual 2003, (2003)Posicionamento de Circuitos 3D Considerando o Planejamento de 3D-Vias., , и . RITA, 19 (1): 28-45 (2012)Quadratic placement for 3d circuits using z-cell shifting, 3d iterative refinement and simulated annealing., , , и . SBCCI, стр. 220-225. ACM, (2006)A systematic approach for analyzing and optimizing cell-internal signal electromigration., , , , и . ICCAD, стр. 486-491. IEEE, (2014)Logic and Physical Synthesis of Cell Arrays., , и . ICECS, стр. 1292-1295. IEEE, (2007)Non-uniform clock mesh optimization with linear programming buffer insertion., , и . DAC, стр. 74-79. ACM, (2010)A nonlinear placement for FPGAs: The chaotic place., , и . LASCAS, стр. 1-4. IEEE, (2018)UFRGSPlace: Routability driven FPGA placement algorithm for heterogeneous FPGAs., , , и . ICECS, стр. 38-41. IEEE, (2017)Reducing the signal Electromigration effects on different logic gates by cell layout optimization., , , , , и . LASCAS, стр. 1-4. IEEE, (2015)