( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Architectural improvements for field programmable counter arrays: enabling efficient synthesis of fast compressor trees on FPGAs.

, , , , , , , и . FPGA, стр. 181-190. ACM, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Giordano Paolo

Paolo Molteni

Paolo Bavaj

Paolo Fornara

Paolo Varutti

 

Другие публикации лиц с тем же именем

A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions., , , , , , , и . CHES, том 5747 из Lecture Notes in Computer Science, стр. 205-219. Springer, (2009)A flexible DSP block to enhance FPGA arithmetic performance., , , , , и . FPT, стр. 70-77. IEEE Computer Society, (2009)On-Chip Self-Calibrating Communication Techniques Robust to Electrical Parameter Variations., , , и . IEEE Des. Test Comput., 21 (6): 524-535 (2004)A first step towards automatic application of power analysis countermeasures., , , , и . DAC, стр. 230-235. ACM, (2011)Speculative DMA for architecturally visible storage in instruction set extensions., , , и . CODES+ISSS, стр. 243-248. ACM, (2008)Way Stealing: cache-assisted automatic instruction set extensions., , , и . DAC, стр. 31-36. ACM, (2009)Virtual memory window for application-specific reconfigurable coprocessors., , и . DAC, стр. 948-953. ACM, (2004)Digital Connectionist Hardware: Current Problems and Future Challenges.. IWANN, том 1240 из Lecture Notes in Computer Science, стр. 688-713. Springer, (1997)Turning PathFinder Upside-Down: Exploring FPGA Switch-Blocks by Negotiating Switch Presence., и . FPL, стр. 225-233. IEEE, (2021)Designing Robust Checkers in the Presence of Massive Timing Errors., , и . IOLTS, стр. 281-286. IEEE Computer Society, (2006)