( en | de | ru )

 

Disambiguation of "Ozaki, Hideyuki"

Author of the publication

copydeleteadd this publication to your clipboard
A low power and high speed data transfer scheme with asynchronous compressed pulse width modulation for AS-Memory.

, , and . IEEE J. Solid State Circuits, 31 (4): 523-530 (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hideyuki Sakamoto

 

Other publications of authors with the same name

A low power and high speed data transfer scheme with asynchronous compressed pulse width modulation for AS-Memory., , and . IEEE J. Solid State Circuits, 31 (4): 523-530 (1996)A mixed-mode voltage down converter with impedance adjustment circuitry for low-voltage high-frequency memories., , , , , , , , and . IEEE J. Solid State Circuits, 31 (4): 575-585 (1996)400-MHz random column operating SDRAM techniques with self-skew compensation., , , , , , and . IEEE J. Solid State Circuits, 33 (5): 770-778 (1998)A precharged-capacitor-assisted sensing (PCAS) scheme with novel level controllers for low-power DRAMs., , , , , and . IEEE J. Solid State Circuits, 35 (8): 1179-1185 (2000)Redundancy Test for 1 Mbit DRAM Using Multi-Bit-Test Mode., , , , , and . ITC, page 826-829. IEEE Computer Society, (1986)Design methodology of embedded DRAM with virtual-socket architecture., , , , , , , and . IEEE J. Solid State Circuits, 36 (1): 46-54 (2001)A Low Power Embedded DRAM Macro for Battery-Operated LSIs., , , , , , , , , and 2 other author(s). IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 86-A (12): 2991-3000 (2003)