Author of the publication

Full-chip runtime error-tolerant thermal estimation and prediction for practical thermal management.

, , , , and . ICCAD, page 716-723. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Interconnect Electromigration Modeling and Analysis for Nanometer ICs: From Physics to Full-Chip., , and . IPSJ Trans. Syst. LSI Des. Methodol., (2020)Detection of counterfeited ICs via on-chip sensor and post-fabrication authentication policy., , , and . Integr., (2018)MAGIC-DHT: Fast in-memory computing for Discrete Hadamard Transform., , , , and . Integr., (November 2023)Physics-Based Compact TDDB Models for Low-k BEOL Copper Interconnects With Time-Varying Voltage Stressing., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (2): 239-248 (2018)Fast Analysis of a Large-Scale Inductive Interconnect by Block-Structure-Preserved Macromodeling., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (10): 1399-1411 (2010)Fast Power/Ground Network Optimization Based on Equivalent Circuit Modeling., and . DAC, page 550-554. ACM, (2001)Hierarchical approach to exact symbolic analysis of large analog circuits., , and . DAC, page 860-863. ACM, (2004)Battery Management and Application for Energy-Efficient Buildings., , , , , , , and . DAC, page 136:1-136:6. ACM, (2014)Symbolic behavioral modeling of low voltage amplifiers., , , and . CCE, page 510-514. IEEE, (2010)A wideband hierarchical circuit reduction for massively coupled interconnects., , , and . ASP-DAC, page 111-114. ACM Press, (2005)