( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
FPGA realization of RNS to binary signed conversion architecture.

, , , и . ISCAS (4), стр. 350-353. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Alberto Fierro

Alberto Moreira

Alberto Coda

Alberto Ricco

Alberto Moreira

 

Другие публикации лиц с тем же именем

On the Comparison of Different Number Systems in the Implementation of Complex FIR Filters., , и . VLSI-SoC (Selected Papers), том 313 из IFIP Advances in Information and Communication Technology, стр. 174-190. Springer, (2008)Unified Digit Selection for Radix-4 Recurrence Division and Square Root., , , , , и . IEEE Trans. Computers, 73 (1): 292-300 (января 2024)Guest Editorial: Special Section on Emerging and Impacting Trends on Computer Arithmetic., , , и . IEEE Trans. Emerg. Top. Comput., 10 (3): 1239-1240 (2022)Design of power efficient FPGA based hardware accelerators for financial applications., , и . NORCHIP, стр. 1-4. IEEE, (2012)Power characterization of digital filters implemented on FPGA., , , и . ISCAS (5), стр. 801-804. IEEE, (2002)Twenty years of research on RNS for DSP: Lessons learned and future perspectives., , , и . ISIC, стр. 436-439. IEEE, (2014)FPGA Based Acceleration of Decimal Operations.. ReConFig, стр. 146-151. IEEE Computer Society, (2011)Low-Power Division: Comparison among Implementations of Radix 4, 8 and 16., и . IEEE Symposium on Computer Arithmetic, стр. 60-. IEEE Computer Society, (1999)Digital Signal Processing Accelerator for RISC-V., , , , , , и . ICECS, стр. 703-706. IEEE, (2019)FPGA realization of RNS to binary signed conversion architecture., , , и . ISCAS (4), стр. 350-353. IEEE, (2001)