From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Critical-path optimization for efficient hardware realization of lifting and flipping DWTs., , и . ISCAS, стр. 1186-1189. IEEE, (2015)LUT Optimization for Distributed Arithmetic-Based Block Least Mean Square Adaptive Filter., , и . IEEE Trans. Very Large Scale Integr. Syst., 24 (5): 1926-1935 (2016)Efficient-Block-Processing Parallel Architecture for Multilevel Lifting 2-D DWT., и . J. Low Power Electron., 9 (1): 37-44 (2013)Concurrent systolic architecture for high-throughput implementation of 3-dimensional discrete wavelet transform., и . ASAP, стр. 162-166. IEEE Computer Society, (2008)Hardware-Efficient Systolic-Like Modular Design for Two-Dimensional Discrete Wavelet Transform., , и . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (2): 151-155 (2008)Leakage-aware intra-task dynamic voltage scaling technique for energy reduction in real-time embedded systems., , и . DSP, стр. 1266-1269. IEEE, (2015)Efficient VLSI architecture for implementation of 1-D discrete wavelet transform based on distributed arithmetic., и . APCCAS, стр. 1195-1198. IEEE, (2010)Parallel and Pipeline Architectures for High-Throughput Computation of Multilevel 3-D DWT., и . IEEE Trans. Circuits Syst. Video Techn., 20 (9): 1200-1209 (2010)Memory-access aware work-load distribution for peak-temperature reduction of 3D multi-core embedded systems., , , и . DSP, стр. 1270-1273. IEEE, (2015)Efficient Diminished-1 Modulo (2n+1) Adder Using Parallel Prefix Adder., , , и . J. Circuits Syst. Comput., 29 (12): 2050186:1-2050186:20 (2020)