( en | de | ru )

 

Disambiguation of "Devlin, Benjamin Stefan"

Author of the publication

copydeleteadd this publication to your clipboard
Energy minimum operation in a reconfigurable gate-level pipelined and power-gated self synchronous FPGA.

, , and . ISLPED, page 3-8. IEEE/ACM, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sam Devlin

Julia Devlin

Marie Devlin

Julia Mahnke-Devlin

Lorettann Devlin-Gascard

 

Other publications of authors with the same name

A gate-level pipelined 2.97GHz Self Synchronous FPGA in 65nm CMOS., , and . ASP-DAC, page 75-76. IEEE, (2011)A Low Power and High Throughput Self Synchronous FPGA Using 65 nm CMOS with Throughput Optimization by Pipeline Alignment., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 93-A (7): 1319-1328 (2010)Self Synchronous Circuits for Error Robust Operation in Sub-100nm Processes., , and . ASYNC, page 150-157. IEEE Computer Society, (2012)Self-Synchrounous Circuits with Completion/Error Detection as a Candidate of Future LSI Resilient for PVT Variations and Aging., , , and . DFT, page 3. IEEE Computer Society, (2010)647 MHz, 0.642pJ/block/cycle 65nm self synchronous FPGA., , , , and . ESSCIRC, page 156-159. IEEE, (2009)Gate-level autonomous watchdog circuit for error robustness based on a 65nm self synchronous system., , and . ICECS, page 53-56. IEEE, (2011)Energy minimum operation in a reconfigurable gate-level pipelined and power-gated self synchronous FPGA., , and . ISLPED, page 3-8. IEEE/ACM, (2011)A 65 nm Gate-Level Pipelined Self-Synchronous FPGA for High Performance and Variation Robust Operation., , and . IEEE J. Solid State Circuits, 46 (11): 2500-2513 (2011)Gate-level process variation offset technique by using dual voltage supplies to achieve near-threshold energy efficient operation., , and . COOL Chips, page 1-3. IEEE Computer Society, (2012)