Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Leveraging the geometric properties of on-chip transmission line structures to improve interconnect performance: A case study in 65nm.

S. Das, G. Manetas, K. Stevens, and R. Suaya. NOCS, page 1-2. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Romy Das

Bio-economic modeling of soil resource conservation in Mid Hill Region of NepalR. Das. Uni Gießen, (2009)

Arabindo Das

Anita Das

Amitabh Das

Kamalendu Das

Other publications of authors with the same name

Cacheline Utilization-Aware Link Traffic Compression for Modular GPUs.K. Punniyamurthy, S. Das, and A. Gerstlauer. VLSID, page 137-142. IEEE, (2020)A Transmission Line Enabled Deadlock Free Toroidal Network-on-Chip using Asynchronous Handshake Protocols.M. Wibbels, S. Das, D. Takur, V. Nori, and K. Stevens. ASYNC, page 36-45. IEEE, (2019)Synchronous elasticization: Considerations for correct implementation and MiniMIPS case study.E. Kilada, S. Das, and K. Stevens. VLSI-SoC, page 7-12. IEEE, (2010)SAS: Source Asynchronous Signaling Protocol for Asynchronous Handshake Communication Free from Wire Delay Overhead.S. Das, V. Vij, and K. Stevens. ASYNC, page 107-114. IEEE Computer Society, (2013)Leveraging the geometric properties of on-chip transmission line structures to improve interconnect performance: A case study in 65nm.S. Das, G. Manetas, K. Stevens, and R. Suaya. NOCS, page 1-2. IEEE, (2013)Reconfigurable Links for Self-Timed On-Chip Communication.S. Das, and G. Sadowski. NoCArc@MICRO, page 15-20. ACM, (2016)DUB: dynamic underclocking and bypassing in nocs for heterogeneous GPU workloads.S. Bharadwaj, S. Das, Y. Eckert, M. Oskin, and T. Krishna. NOCS, page 49-54. ACM, (2021)The Future of Formal Methods and GALS Design.K. Stevens, D. Gebhardt, J. You, Y. Xu, V. Vij, S. Das, and K. Desai. FMGALS@DATE, volume 245 of Electronic Notes in Theoretical Computer Science, page 115-134. Elsevier, (2009)Case Study of Process Variation-Based Domain Partitioning of GPGPUs.S. Das, M. LeBeane, B. Beckmann, and G. Sadowski. ASYNC, page 119-120. IEEE Computer Society, (2018)Predict; Don't React for Enabling Efficient Fine-Grain DVFS in GPUs.S. Bharadwaj, S. Das, K. Mazumdar, B. Beckmann, and S. Kosonocky. ASPLOS (4), page 253-267. ACM, (2023)

BibSonomy

Disambiguation of "Das, Shomit"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Leveraging the geometric properties of on-chip transmission line structures to improve interconnect performance: A case study in 65nm.

Please choose a person to relate this publication to

Romy Das

Arabindo Das

Anita Das

Amitabh Das

Kamalendu Das

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Das, Shomit"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Leveraging the geometric properties of on-chip transmission line structures to improve interconnect performance: A case study in 65nm.

Please choose a person to relate this publication to

Romy Das

Arabindo Das

Anita Das

Amitabh Das

Kamalendu Das

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Leveraging the geometric properties of on-chip transmission line structures to improve interconnect performance: A case study in 65nm.