( en | de | ru )

 

Disambiguation of "Kawahara, Takayuki"

Author of the publication

copydeleteadd this publication to your clipboard
2 Mb SPRAM (SPin-Transfer Torque RAM) With Bit-by-Bit Bi-Directional Current Write and Parallelizing-Direction Current Read.

, , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 43 (1): 109-120 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Takayuki Sugimoto

Takayuki Sugimoto

Takayuki Shindo

Takayuki Saito

 

Other publications of authors with the same name

A novel Ising model processing achieving all interactions only by adjacent spins for a high-speed solver for versatile Ising machines., , and . Microprocess. Microsystems, (2020)Scalable fully coupled annealing processing system and multi-chip FPGA implementation., and . Microprocess. Microsystems, (November 2022)A Saturating-Integrator-Based Behavioral Model of Ring Oscillator Facilitating PLL Design., and . IEICE Trans. Electron., 100-C (4): 370-372 (2017)Damage-Position Identification of Wooden-House Models for Structural Health Monitoring Using Machine Learning., , , , , and . APCCAS, page 114-117. IEEE, (2020)Novel Ising model using dimension-control for high-speed solver for Ising machines., , and . NEWCAS, page 1-4. IEEE, (2016)Electric-energy generation using variable-capacitive resonator for power-free LSI: efficiency analysis and fundamental experiment., , , , , , and . ISLPED, page 193-198. ACM, (2003)FPGA Implementation of Support Vector Machine Using Ising Model for AI on Things., , and . CIVEMSA, page 1-5. IEEE, (2021)Low-voltage limitations of deep-sub-100-nm CMOS LSIs: view of memory designers., , and . ACM Great Lakes Symposium on VLSI, page 529-533. ACM, (2007)Bit-line clamped sensing multiplex and accurate high voltage generator for quarter-micron flash memories., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 31 (11): 1590-1600 (1996)2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read., , , , , , , , , and 4 other author(s). ISSCC, page 480-617. IEEE, (2007)