( en | de | ru )

 

Disambiguation of "Lu, Shih-Lien"

Author of the publication

copydeleteadd this publication to your clipboard
Reducing cache power with low-cost, multi-bit error-correcting codes.

, , , , , and . ISCA, page 83-93. ACM, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Lien

Yichang Shih

Shih-En Shih

Lu Lu

Abdel-Fattah Shihada

 

Other publications of authors with the same name

A foundry's view of hardware security.. VLSI-DAT, page 1. IEEE, (2018)An FPGA-based Pentium in a complete desktop system., , , , and . FPGA, page 53-59. ACM, (2007)Design of a static MIMD data flow processor using micropipelines., and . IEEE Trans. Very Large Scale Integr. Syst., 3 (3): 370-378 (1995)Implementation of micropipelines in enable/disable CMOS differential logic.. IEEE Trans. Very Large Scale Integr. Syst., 3 (2): 338-341 (1995)Coming challenges in microarchitecture and architecture., , , , , and . Proc. IEEE, 89 (3): 325-340 (2001)Hardware-based Pointer Data Prefetcher., and . ICCD, page 290-298. IEEE Computer Society, (2003)Circuit techniques for dynamic variation tolerance., , , , , , and . DAC, page 4-7. ACM, (2009)A computer designed half Gb 16-channel 819Gb/s high-bandwidth and 10ns low-latency DRAM for 3D stacked memory devices using TSVs., , , , , , , , , and 11 other author(s). VLSIC, page 186-. IEEE, (2015)2GHz 2Mb 2T Gain-Cell Memory Macro with 128GB/s Bandwidth in a 65nm Logic Process., , , , , , , , , and 1 other author(s). ISSCC, page 274-275. IEEE, (2008)Ditto Processor., , and . DSN, page 525-536. IEEE Computer Society, (2002)