Author of the publication

Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors.

, , , , , , , and . DAC, page 486-491. ACM, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The ISPD-2012 discrete cell sizing contest and benchmark suite., , , , , and . ISPD, page 161-164. ACM, (2012)Comparative Analysis of Conventional and Statistical Design Techniques., , , , , and . DAC, page 238-243. IEEE, (2007)Reusing GEMM Hardware for Efficient Execution of Depthwise Separable Convolution on ASIC-Based DNN Accelerators., , , , , , and . ASP-DAC, page 475-482. ACM, (2023)A Charge Flow Formulation for Guiding Analog/Mixed-Signal Placement., , , , , , and . DATE, page 148-153. IEEE, (2022)Energy Efficient Architecture for Graph Analytics Accelerators., , , , , , and . ISCA, page 166-177. IEEE Computer Society, (2016)Learning from Experience: Applying ML to Analog Circuit Design., , , , , , , , , and 2 other author(s). ISPD, page 55. ACM, (2020)Practical applications of an efficient time separation of events algorithm., , , and . ICCAD, page 146-151. IEEE Computer Society / ACM, (1993)An FPGA for Implementing Asynchronous Circuits., , , and . IEEE Des. Test Comput., 11 (3): 60-69 (1994)The ALIGN Open-Source Analog Layout Generator: v1.0 and Beyond (Invited talk)., , , , , , , , , and 3 other author(s). ICCAD, page 54:1-54:2. IEEE, (2020)Synthesis of asynchronous control circuits with automatically generated relative timing assumptions., , , and . ICCAD, page 324-331. IEEE Computer Society, (1999)