From post

копировать удалить добавить публикацию в буфер
Запись сообщества
посмотреть историю данной записи
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 4.8-GHz Time-Interleaved Multi-Reference PLL with 16.1-fs Jitter.

H. Liu, W. Deng, H. Jia, S. Zhang, S. Sun, и B. Chi. ESSCIRC, стр. 261-264. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jia Jia

Jia Xu

Lina Jia

Zhongxiao Jia

Jia Miao

Другие публикации лиц с тем же именем

International Solid-State Circuits Conference 2019 aims at "envisioning the future".H. Jia, и B. Chi. Sci. China Inf. Sci., 62 (6): 67401:1-67401:2 (2019)A Compact E-Band Load-Modulation Balanced Power Amplifier Using Coupled Transmission-Line Output Network Achieving 22.1-dBm Psat and 34.9%/12.2% Efficiency at Psat/6-dB PBO.X. Huang, H. Jia, W. Deng, Z. Wang, и B. Chi. A-SSCC, стр. 1-3. IEEE, (2023)An 8.2-to-21.5 GHz Dual-Core Quad-Mode Orthogonal-Coupled VCO with Concurrently Dual-Output using Parallel 8-Shaped Resonator.W. Deng, H. Jia, R. Wu, S. Sun, C. Li, Z. Wang, и B. Chi. CICC, стр. 1-2. IEEE, (2021)An Enhanced Class-F Dual-Core VCO With Common-Mode-Noise Self-Cancellation and Isolation Technique.Q. Wu, W. Deng, Y. Sun, H. Jia, H. Liu, S. Zhang, Z. Wang, и B. Chi. IEEE J. Solid State Circuits, 59 (8): 2441-2454 (августа 2024)An 11.4-to-16.4GHz FMCW Digital PLL with Cycle-slipping Compensation and Back-tracking DPD Achieving 0.034% RMS Frequency Error under 3.4-GHz Chirp Bandwidth and 960-MHz/μs Chirp Slope.A. Yan, W. Deng, H. Jia, S. Sun, C. Tang, B. Zhu, Y. Fu, H. Liu, и B. Chi. VLSI Technology and Circuits, стр. 1-2. IEEE, (2023)A 122-168GHz Radar/Communication Fusion-Mode Transceiver with 30GHz Chirp Bandwidth, 13dBm Psat, and 8.3dBm OP1dB in 28nm CMOS.Z. Chen, W. Deng, H. Jia, P. Guan, T. Ma, S. Sun, X. Huang, G. Chen, R. Ma, S. Dong и 3 other автор(ы). VLSI Circuits, стр. 1-2. IEEE, (2021)A Fully Integrated QPSK/16-QAM D-Band CMOS Transceiver With Mixed-Signal Baseband Circuitry Realizing Digital Interfaces.P. Guan, R. Ma, H. Jia, W. Deng, M. Deng, J. Xue, A. Yan, S. Sun, Q. Peng, T. Siriburanon и 3 other автор(ы). IEEE J. Solid State Circuits, 59 (10): 3123-3141 (октября 2024)A 4.8-GHz Time-Interleaved Multi-Reference PLL with 16.1-fs Jitter.H. Liu, W. Deng, H. Jia, S. Zhang, S. Sun, и B. Chi. ESSCIRC, стр. 261-264. IEEE, (2023)A 44-52 GHz Reflection-type Phase Shifter with 1.4° Phase Resolution in 28nm CMOS Process.S. Dong, Z. Chen, H. Jia, W. Deng, и B. Chi. ICTA, стр. 15-16. IEEE, (2020)Optimization methods for high inductance-density inductors for high speed integrated circuits.Z. Dang, H. Jia, W. Deng, Z. Wang, и B. Chi. ICTA, стр. 243-244. IEEE, (2021)

BibSonomy

Disambiguation