Author of the publication

Study and simulation of CMOS LC oscillator phase noise and jitter.

, , and . ISCAS (1), page 665-668. IEEE, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Clock tree synthesis with data-path sensitivity matching., , and . ASP-DAC, page 498-503. IEEE, (2008)Top-down and bottom-up approaches to stable clock synthesis., , and . ICECS, page 575-578. IEEE, (2003)Reducing parasitic BJT effects in partially depleted SOI digital logic circuits., , and . Microelectron. J., 39 (2): 275-285 (2008)A 25MHz all-CMOS reference clock generator for XO-replacement in serial wire interfaces., , , , , , , and . ISCAS, page 2837-2840. IEEE, (2008)Study and simulation of CMOS LC oscillator phase noise and jitter., , and . ISCAS (1), page 665-668. IEEE, (2003)A dual-VDD boosted pulsed bus technique for low power and low leakage operation., , , , and . ISLPED, page 73-78. ACM, (2006)A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference., , , , , , and . DAC, page 520-525. ACM, (2003)New digital circuit techniques for total standby leakage reduction in nano-scale SOI technology., , , , and . ESSCIRC, page 309-312. IEEE, (2003)Analog Circuit Design Methodologies to Improve Negative-Bias Temperature Instability Degradation., , and . VLSI Design, page 369-374. IEEE Computer Society, (2010)Analysis and Optimization of Enhanced MTCMOS Scheme., , and . VLSI Design, page 234-239. IEEE Computer Society, (2004)