( en | de | ru )

 

Disambiguation of "Pan, Peitian"

Author of the publication

copydeleteadd this publication to your clipboard
PyOCN: A Unified Framework for Modeling, Testing, and Evaluating On-Chip Networks.

, , , , , , and . ICCD, page 437-445. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xiaoqing Pan

Petra Pan

Weiqing Pan

Alexey Pan

Pan Li

 

Other publications of authors with the same name

UMOC: Unified Modular Ordering Constraints to Unify Cycle- and Register-Transfer-Level Modeling., , , and . DAC, page 883-888. IEEE, (2021)PyH2: Using PyMTL3 to Create Productive and Open-Source Hardware Testing Methodologies., , , , , and . IEEE Des. Test, 38 (2): 53-61 (2021)Ultra-Elastic CGRAs for Irregular Loop Specialization., , , , and . HPCA, page 412-425. IEEE, (2021)Congra: Towards Efficient Processing of Concurrent Graph Queries on Shared-Memory Machines., and . ICCD, page 217-224. IEEE Computer Society, (2017)CongraPlus: Towards Efficient Processing of Concurrent Graph Queries on NUMA Machines., , and . IEEE Trans. Parallel Distributed Syst., 30 (9): 1990-2002 (2019)Formal Verification of the Stall Invariant Property for Latency-Insensitive RTL Modules., and . MEMOCODE, page 148-158. ACM / IEEE, (2023)Symbolic Elaboration: Checking Generator Properties in Dynamic Hardware Description Languages., , , and . MEMOCODE, page 126-136. ACM / IEEE, (2023)PyOCN: A Unified Framework for Modeling, Testing, and Evaluating On-Chip Networks., , , , , , and . ICCD, page 437-445. IEEE, (2019)A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks., , , , , , , , , and . MICRO, page 175-188. IEEE Computer Society, (2018)