( en | de | ru )

 

Disambiguation of "Torng, Christopher"

Author of the publication

copydeleteadd this publication to your clipboard
PyOCN: A Unified Framework for Modeling, Testing, and Evaluating On-Chip Networks.

, , , , , , and . ICCD, page 437-445. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Christopher Christopher

Jörg Christopher

Christopher Müller

Christopher Metz

Christopher Reynolds

 

Other publications of authors with the same name

Canal: A Flexible Interconnect Generator for Coarse-Grained Reconfigurable Arrays., , , , , and . IEEE Comput. Archit. Lett., 22 (1): 45-48 (January 2023)Amber: Coarse-Grained Reconfigurable Array-Based SoC for Dense Linear Algebra Acceleration., , , , , , , , , and 13 other author(s). HCS, page 1-30. IEEE, (2022)Ultra-Elastic CGRAs for Irregular Loop Specialization., , , , and . HPCA, page 412-425. IEEE, (2021)Creating an Agile Hardware Design Flow., , , , , , , , , and 22 other author(s). DAC, page 1-6. IEEE, (2020)Improving Energy Efficiency of CGRAs with Low-Overhead Fine-Grained Power Domains., , , , , , , , , and 1 other author(s). ACM Trans. Reconfigurable Technol. Syst., 16 (2): 26:1-26:28 (June 2023)Amber: A 16-nm System-on-Chip With a Coarse- Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra., , , , , , , , , and 12 other author(s). IEEE J. Solid State Circuits, 59 (3): 947-959 (March 2024)Amber: A 367 GOPS, 538 GOPS/W 16nm SoC with a Coarse-Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra., , , , , , , , , and 13 other author(s). VLSI Technology and Circuits, page 70-71. IEEE, (2022)mflowgen: a modular flow generator and ecosystem for community-driven physical design: invited., , , , , , and . DAC, page 1339-1342. ACM, (2022)PyOCN: A Unified Framework for Modeling, Testing, and Evaluating On-Chip Networks., , , , , , and . ICCD, page 437-445. IEEE, (2019)A 1.4 GHz 695 Giga Risc-V Inst/s 496-Core Manycore Processor With Mesh On-Chip Network and an All-Digital Synthesized PLL in 16nm CMOS., , , , , , , , , and 11 other author(s). VLSI Circuits, page 30-. IEEE, (2019)