Author of the publication

Understanding users in consumer electronics experience design.

, , and . CHI Extended Abstracts, page 189-194. ACM, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Understanding users in consumer electronics experience design., , and . CHI Extended Abstracts, page 189-194. ACM, (2006)Robot System of DRC-HUBO+ and Control Strategy of Team KAIST in DARPA Robotics Challenge Finals., , , , , , , , , and 12 other author(s). J. Field Robotics, 34 (4): 802-829 (2017)A 20 Gb/s 0.4 pJ/b Energy-Efficient Transmitter Driver Utilizing Constant- Gm Bias., , , , , , , , and . IEEE J. Solid State Circuits, 51 (10): 2312-2327 (2016)A PVT Variation-Robust All-Digital Injection-Locked Clock Multiplier With Real-Time Offset Tracking Using Time-Division Dual Calibration., , , , , , , , and . IEEE J. Solid State Circuits, 56 (8): 2525-2538 (2021)Repair Crew Scheduling Considering Variable Disaster Aspects., , , and . APMS (1), volume 513 of IFIP Advances in Information and Communication Technology, page 57-63. Springer, (2017)MAD MAcce: Supporting Multiply-Add Operations for Democratizing Matrix-Multiplication Accelerators., , , , , and . MICRO, page 367-379. ACM, (2023)Traveling Salesman Problem With a Drone Station., and . IEEE Trans. Syst. Man Cybern. Syst., 49 (1): 42-52 (2019)A 2.5-32 Gb/s Gen 5-PCIe Receiver With Multi-Rate CDR Engine and Hybrid DFE., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (6): 2677-2681 (2022)A 22 to 26.5 Gb/s Optical Receiver With All-Digital Clock and Data Recovery in a 65 nm CMOS Process., , , , , , , and . IEEE J. Solid State Circuits, 50 (11): 2603-2612 (2015)A Four-Channel 32-Gb/s Transceiver With Current-Recycling Output Driver and On-Chip AC Coupling in 65-nm CMOS Process., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (5): 304-308 (2014)