( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Towards neuro-silicon interface using reconfigurable dynamic clamping.

, , , , и . EMBC, стр. 6389-6392. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sergey Yakovlev

Maria Alexopoulou

Ethnic Foreign Policy und Identitätsbildung: die Griechisch-Amerikaner (1964 - 1978). FU Berlin, (2007)

Michael Alex

Alex Brakhage

Alex Mueller

 

Другие публикации лиц с тем же именем

Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip., , , , , и . DATE, стр. 1-4. European Design and Automation Association, (2014)Design of a DCO based on worst-case delay of a self-timed counter and a digitally controllable delay path., , , и . NEWCAS, стр. 1-4. IEEE, (2016)Modelling Reversion Loss and Shoot-through Current in Switched-Capacitor DC-DC Converters with Petri Nets., , , и . PATMOS, стр. 69-74. IEEE, (2019)Advances in asynchronous logic: from principles to GALS & NoC, recent industry applications, and commercial CAD tools., , и . DATE, стр. 1715-1724. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Memory efficient on-line streaming for multichannel spike train analysis., , , , , и . EMBC, стр. 2315-2318. IEEE, (2011)Low-Latency Asynchronous Logic Design for Inference at the Edge., , , и . CoRR, (2020)REDRESS: Generating Compressed Models for Edge Inference Using Tsetlin Machines., , , , , , и . IEEE Trans. Pattern Anal. Mach. Intell., 45 (9): 11152-11168 (сентября 2023)Low-Latency Asynchronous Logic Design for Inference at the Edge., , , и . DATE, стр. 370-373. IEEE, (2021)Synthesis of SI Circuits from Burst-Mode Specifications., , , , и . DATE, стр. 366-369. IEEE, (2021)Automated Synthesis of Asynchronous Tsetlin Machines on FPGA., , , , , и . ICECS 2022, стр. 1-4. IEEE, (2022)