( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Novel Architecture Design for Output Significance Aligned Flow with Adaptive Control in ReRAM-based Neural Network Accelerator.

, , , , , и . ACM Trans. Design Autom. Electr. Syst., 27 (6): 57:1-57:22 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Zhigang Shen

Zhigang Zhang

Zhigang Zhang

Zhigang Zhang

Zhigang Gao

 

Другие публикации лиц с тем же именем

Enhanced Memory Reliability Against Multiple Cell Upsets Using Decimal Matrix Code., , , и . IEEE Trans. Very Large Scale Integr. Syst., 22 (1): 127-135 (2014)A novel soft error sensitivity characterization technique based on simulated fault injection and constrained association analysis., , и . ICECS, стр. 766-769. IEEE, (2008)Synergistic Effect of BTI and Process Variations on Impact and Monitoring of Combination Circuit., , , , и . ASICON, стр. 1-4. IEEE, (2019)Pareto based Multi-objective Mapping IP Cores onto NoC Architectures., , и . APCCAS, стр. 331-334. IEEE, (2006)Mapping Long-Term Spatiotemporal Dynamics of Pen Aquaculture in a Shallow Lake: Less Aquaculture Coming along Better Water Quality., , , , , , , , и . Remote. Sens., 12 (11): 1866 (2020)Towards Higher Performance and Robust Compilation for CGRA Modulo Scheduling., , , , , , и . IEEE Trans. Parallel Distributed Syst., 31 (9): 2201-2219 (2020)An efficient VLSI architecture for extended variable block sizes motion estimation., , и . SoCC, стр. 347-350. IEEE, (2010)Implementation of Java Card Virtual Machine., , и . J. Comput. Sci. Technol., 15 (6): 591-596 (2000)Enabling in-situ logic-in-memory capability using resistive-RAM crossbar memory., , , , , , и . FPT, стр. 233-236. IEEE, (2016)Reliability analysis of memories suffering MBUs for the effect of negative bias temperature instability., , , и . ASP-DAC, стр. 87-92. IEEE, (2017)