( en | de | ru )

 

Disambiguation of "Brändli, Matthias"

Author of the publication

copydeleteadd this publication to your clipboard
A 100Gb/s 1.1pJ/b PAM-4 RX with Dual-Mode 1-Tap PAM-4 / 3-Tap NRZ Speculative DFE in 14nm CMOS FinFET.

, , , , , , , , , , and . ISSCC, page 112-114. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Matthias Brändli

Norbert Brändli

Matthias Meyer

Musterbasiertes Re-Engineering von Softwaresystemen. Uni Paderborn, (2009)

Matthias Hägele

Immunrekonstitution nach haploidenter hämatopoetischer Stammzelltransplantation: Einfluss eines CD3-CD19-depletierten gegenüber einem CD34-selektionierten Transplantat. Uni Tübingen, (2008)

Matthias Schmidt

Topographische Verteilung und Morphometrie von retinalen Mikrogliazellen. Uni Münster, (2009)
 

Other publications of authors with the same name

A cryogenic SRAM based arbitrary waveform generator in 14 nm for spin qubit control., , , , , , , , , and 1 other author(s). ESSCIRC, page 57-60. IEEE, (2022)Digital-to-Analog Converters for 100+ Gb/s Wireline Transmitters: Architectures, Circuits, and Calibration., , , , , , , , , and 1 other author(s). CICC, page 1-8. IEEE, (2024)A 0.88pJ/bit 112Gb/s PAM4 Transmitter with $1V_ppd$ Output Swing and 5-Tap Analog FFE in 7nm FinFET CMOS., , , , , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2024)A 72GS/s, 8-bit DAC-based Wireline Transmitter in 4nm FinFET CMOS for 200+Gb/s Serial Links., , , , , , , , , and 14 other author(s). VLSI Technology and Circuits, page 28-29. IEEE, (2022)An 8-bit 56GS/s 64x Time-Interleaved ADC with Bootstrapped Sampler and Class-AB Buffer in 4nm CMOS., , , , , , , , , and 17 other author(s). VLSI Technology and Circuits, page 168-169. IEEE, (2022)An 8b 1.0-to-1.25GS/s 0.7-to-0.8V Single-Stage Time-Based Gated-Ring-Oscillator ADC with $2\times$ Interpolating Sense-Amplifier-Latches., , , , , , , and . ISSCC, page 266-267. IEEE, (2023)A 100Gb/s 1.1pJ/b PAM-4 RX with Dual-Mode 1-Tap PAM-4 / 3-Tap NRZ Speculative DFE in 14nm CMOS FinFET., , , , , , , , , and 1 other author(s). ISSCC, page 112-114. IEEE, (2019)