Author of the publication

Towards a Truly Integrated Vector Processing Unit for Memory-bound Applications Based on a Cost-competitive Computational SRAM Design Solution.

, , , , , , , , and . ACM J. Emerg. Technol. Comput. Syst., 18 (2): 40:1-40:26 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Software platform dedicated for in-memory computing circuit evaluation., , , , and . RSP, page 43-49. ACM, (2017)Computational SRAM Design Automation using Pushed-Rule Bitcells for Energy-Efficient Vector Processing., , , , , , , and . DATE, page 1187-1192. IEEE, (2020)Towards a Truly Integrated Vector Processing Unit for Memory-bound Applications Based on a Cost-competitive Computational SRAM Design Solution., , , , , , , , and . ACM J. Emerg. Technol. Comput. Syst., 18 (2): 40:1-40:26 (2022)Toward Modeling Cache-Miss Ratio for Dense-Data-Access-Based Optimization., , and . RSP, page 64-70. ACM, (2019)Memory Sizing of a Scalable SRAM In-Memory Computing Tile Based Architecture., , , , , , and . VLSI-SoC, page 166-171. IEEE, (2019)Software testing and software fault injection., , , and . DTIS, page 1-6. IEEE, (2015)Cache-aware reliability evaluation through LLVM-based analysis and fault injection., , and . IOLTS, page 19-22. IEEE, (2016)Cross-layer system reliability assessment framework for hardware faults., , , , , , , , , and 4 other author(s). ITC, page 1-10. IEEE, (2016)Instruction Set Design Methodology for In-Memory Computing through QEMU-based System Emulator., , , and . RSP, page 43-49. IEEE, (2021)Cache- and register-aware system reliability evaluation based on data lifetime analysis., , , and . VTS, page 1-6. IEEE Computer Society, (2016)