Author of the publication

Towards a Truly Integrated Vector Processing Unit for Memory-bound Applications Based on a Cost-competitive Computational SRAM Design Solution.

, , , , , , , , and . ACM J. Emerg. Technol. Comput. Syst., 18 (2): 40:1-40:26 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Energy-Efficient Three-Independent-Gate FET Cell Library for Low-Power Edge Computing., , and . VLSI-SoC, page 1-6. IEEE, (2022)Secure eFPGA Configuration: A System-Level Approach., , and . ARC, volume 14553 of Lecture Notes in Computer Science, page 151-165. Springer, (2024)Memory Sizing of a Scalable SRAM In-Memory Computing Tile Based Architecture., , , , , , and . VLSI-SoC, page 166-171. IEEE, (2019)An Open-source Three-Independent-Gate FET Standard Cell Library for Mixed Logic Synthesis., , and . ISCAS, page 273-277. IEEE, (2022)Storage Class Memory with Computing Row Buffer: A Design Space Exploration., , , , , , , , , and . DATE, page 1-6. IEEE, (2021)Computational SRAM Design Automation using Pushed-Rule Bitcells for Energy-Efficient Vector Processing., , , , , , , and . DATE, page 1187-1192. IEEE, (2020)Towards a Truly Integrated Vector Processing Unit for Memory-bound Applications Based on a Cost-competitive Computational SRAM Design Solution., , , , , , , , and . ACM J. Emerg. Technol. Comput. Syst., 18 (2): 40:1-40:26 (2022)Low Latency SEU Detection in FPGA CRAM With In-Memory ECC Checking., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (5): 2028-2036 (May 2023)Reconfigurable tiles of computing-in-memory SRAM architecture for scalable vectorization., , , , , , , and . ISLPED, page 121-126. ACM, (2020)