( en | de | ru )

 

Disambiguation of "Togawa, Nozomu"

Author of the publication

copydeleteadd this publication to your clipboard
Scalable Stochastic Number Duplicators for Accuracy-flexible Arithmetic Circuit Design.

, , , and . IPSJ Trans. Syst. LSI Des. Methodol., (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Togawa, Nozomu
add a person with the name Togawa, Nozomu
 

Other publications of authors with the same name

A parallel LSI architecture for LDPC decoder improving message-passing schedule., , , , and . ISCAS, IEEE, (2006)A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration., , and . ISCAS, page 2129-2132. IEEE, (2015)Scan-based attack against Trivium stream cipher independent of scan structure., , and . ASICON, page 1-4. IEEE, (2013)Pedestrian navigation based on landmark recognition using glass-type wearable devices., , , , and . GCCE, page 1-2. IEEE, (2016)A safe and comprehensive route finding method for pedestrian based on lighting and landmark., , , , and . GCCE, page 1-5. IEEE, (2016)A visible corner-landmark based route finding algorithm for pedestrian navigation., , , , and . GCCE, page 601-602. IEEE, (2015)Floorplan-driven high-level synthesis using volatile/non-volatile registers for hybrid energy-harvesting systems., , and . ASICON, page 64-67. IEEE, (2017)An Effective Stochastic Number Duplicator and Its Evaluations Using Composite Arithmetic Circuits., , , and . IOLTS, page 53-56. IEEE, (2018)A Trojan-invalidating Circuit Based on Signal Transitions and Its FPGA Implementation., , and . ISCAS, page 1-5. IEEE, (2018)Energy-efficient high-level synthesis for HDR architectures with clock gating., , and . ISOCC, page 135-138. IEEE, (2012)