From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Instruction Transfer And Storage Exploration for Low Energy VLIWs., , , , и . SiPS, стр. 292-297. IEEE, (2006)Instruction Buffering Exploration for Low Energy Embedded Processors., , , , , , и . PATMOS, том 2799 из Lecture Notes in Computer Science, стр. 409-419. Springer, (2003)Interconnect Exploration for Energy Versus Performance Tradeoffs for Coarse Grained Reconfigurable Architectures., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 17 (1): 151-155 (2009)EMPIRE: Empirical power/area/timing models for register files., , , , и . Microprocess. Microsystems, 33 (4): 295-300 (2009)A Low Energy Clustered Instruction Memory Hierarchy for Long Instruction Word Processors., , , , , и . PATMOS, том 2451 из Lecture Notes in Computer Science, стр. 258-267. Springer, (2002)Low Power Coarse-Grained Reconfigurable Instruction Set Processor., , , , , и . FPL, том 2778 из Lecture Notes in Computer Science, стр. 230-239. Springer, (2003)L0 buffer energy optimization through scheduling and exploration., , , , , и . SAC, стр. 905-906. ACM, (2004)A Customized Cross-Bar for Data-Shuffling in Domain-Specific SIMD Processors., , , , , , и . ARCS, том 4415 из Lecture Notes in Computer Science, стр. 57-68. Springer, (2007)Intra-operative Brain Tumor Detection with Deep Learning-Optimized Hyperspectral Imaging., , , , , , , , , и 2 other автор(ы). CoRR, (2023)Software Pipelining for Coarse-Grained Reconfigurable Instruction Set Processors., , , и . ASP-DAC/VLSI Design, стр. 338-344. IEEE Computer Society, (2002)