( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 500MHz Random Cycle 1.5ns-Latency, SOI Embedded DRAM Macro Featuring a 3T Micro Sense Amplifier.

, , , , , , , , , , , , , , , , и . ISSCC, стр. 486-617. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Robert Gregory

Isa Gregory

Gregory Kroon

Gregory Okereke

Gregory Okereke

 

Другие публикации лиц с тем же именем

4.1 22nm Next-generation IBM System z microprocessor., , , , , , , , , и 21 other автор(ы). ISSCC, стр. 1-3. IEEE, (2015)17.4 A 14nm 1.1Mb embedded DRAM macro with 1ns access., , , , , , , , , и 4 other автор(ы). ISSCC, стр. 1-3. IEEE, (2015)A 1 MB Cache Subsystem Prototype With 1.8 ns Embedded DRAMs in 45 nm SOI CMOS., , , , , , , , , и 11 other автор(ы). IEEE J. Solid State Circuits, 44 (4): 1216-1226 (2009)IBM z15: Physical design improvements to significantly increase content in the same technology., , , , , , , , , и 10 other автор(ы). IBM J. Res. Dev., 64 (5/6): 8:1-8:12 (2020)A 45 nm SOI Embedded DRAM Macro for the POWER™ Processor 32 MByte On-Chip L3 Cache., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 46 (1): 64-75 (2011)A 45nm SOI embedded DRAM macro for POWER7TM 32MB on-chip L3 cache., , , , , , , , , и . ISSCC, стр. 342-343. IEEE, (2010)2.7 IBM z15: A 12-Core 5.2GHz Microprocessor., , , , , , , , , и 11 other автор(ы). ISSCC, стр. 54-56. IEEE, (2020)A 500MHz Random Cycle 1.5ns-Latency, SOI Embedded DRAM Macro Featuring a 3T Micro Sense Amplifier., , , , , , , , , и 7 other автор(ы). ISSCC, стр. 486-617. IEEE, (2007)